ERLANGEN REGIONAL COMPUTING CENTER



Architecture Specific Optimization Techniques

J. Eitzinger

PATC LRZ 2018, 26.3.2018



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

Schedule

Monday	Торіс
9:00-10:30	Introduction to Computer architecture
10:30-10:45	Coffee Break
10:45-11:45	Node Topology and Performance Tools
11:45-12:30	Exercise 1: Stream Benchmark
12:30-13:30	Lunch Break
13:30-14:30	Basics of Performance Engineering
14:30-15:30	Exercise 2: In-cache triad
15:45-16:00	Coffee Break
16:00-17:00	Performance Modelling





Stored Program Computer: Base setting



for (int	j=0;	j <s< th=""><th>size;</th><th>j++){</th><th></th><th></th><th></th></s<>	size;	j++){			
S	.um =	sun	1 + J	/[j];				
}								
401d08:	£3	0£ 5	8 04	82	ad	ldss	xmm0,[rdx + r	ax * 4]
101d0d:	48	83 c	0 01		ad	ld	rax,1	
401d11:	39	c7			CI	np	edi,eax	
401d13:	77	£3			ja	a	401d08	

Architect's view: Make the common case fast !

- Improvements for relevant software
- What are the technical opportunities?
- Economical concerns
- Marketing concerns

Strategies -

Execution and memory

- Increase clock speed
- Parallelism
- Specialization



Performance increase by clock increase



Limit: Physical limitations for cooling!



Performance increase by parallelization





Excursion in memory bandwidth Some thoughts on efficiency ...

Common lore: *Efficiency is the fraction of peak performance you reach!*

Example: STREAM triad (A(:)= B(:)+C(:)*d) with data not fitting into cache.

Intel Xeon X5482 (Harpertown 3.2 GHz): 553 Mflops/s (8 cores) Efficiency 0.54% of peak

Intel Xeon E5-2680 (SandyBridge EP 2.7 GHz) 4357 Mflops/s (16 cores) Efficiency 1.2% of peak

What can we do about it?

Nothing!



Excursion in memory bandwidth

A better way to think about efficiency

Reality: This code is bound by main memory bandwidth.

HPT 6.6 GB/s (8.8 GB/s with WA) SNB 52.3 GB/s (69.6 GB/s with WA) Efficiency increase: None ! Architecture improvement: 8x

In both cases this is near 100% of achievable memory bandwidth.

To think about efficiency you should focus on the utilization of the relevant resource!





Hardware-Software Co-Design? From algorithm to execution

Notions of work:

- Application Work
 - Flops
 - LUPS
 - VUPS
- Processor Work
 - Instructions
 - Data Volume

Algorithm



Programming language



Machine code





Example: Threaded vector triad in C

```
Consider the following code:
#pragma omp parallel private(j)
for (int j=0; j<niter; j++) {</pre>
#pragma omp for
   for (int i=0; i<size; i++) {</pre>
      a[i] = b[i] + c[i] * d[i];
        global synchronization */
}
```

Setup:

32 threads running on a dual socket 8-core SandyBridge-EP gcc 4.7.0

Every single synchronization in this setup costs in the order of **60000 cycles** !



Why are we doing this?



Pragmatic solution:

- Optimizing libraries: Proven working solution
- Application code consolidation: Just a few community codes in every application class
- Stage 1: It just works! (aka: The compiler will fix it)
- Stage 2: We need new programming models!
- Stage 3: You need to modernize your code. (aka: It is your fault)



HARDWARE OPTIMIZATIONS FOR SINGLE-CORE EXECUTION



- ILP
- SIMD
- SMT
- Memory hierarchy



Common technologies





Multicore architectures







© Intel

mm²

General-purpose cache based microprocessor core



Stored-program computer

- Implements "Stored Program Computer" concept (Turing 1936)
- Similar designs on all modern systems

RIEDRICH-ALEXANDER NIVERSITÄT RLANGEN-NÜRNBERG


Instruction level parallelism



1 instruction per cycle Speedup by factor 5 Throughput: 4 instructions per cycle





Pipelining of arithmetic/functional units

- Idea:
 - Split complex instruction into several simple / fast steps (stages)
 - Each step takes the same amount of time, e.g. a single cycle
 - Execute different steps on different instructions at the same time (in parallel)
- Allows for shorter cycle times (simpler logic circuits), e.g.:
 - floating point multiplication takes 5 cycles, but
 - processor can work on 5 different multiplications simultaneously
 - one result at each cycle after the pipeline is full
- Drawback:
 - Pipeline must be filled startup times (#Instructions >> pipeline steps)
 - Efficient use of pipelines requires large number of independent instructions → instruction level parallelism
 - Requires complex instruction scheduling by compiler/hardware software-pipelining / out-of-order
- Pipelining is widely used in modern computer architectures



Technologies Driving Performance

Technology	1991	1992	1993	1994	1995	1996	1997	1998	1999	2000	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018
	33				200				1.1	2						3.8			3.2		2.9		2.7		1.9		1.7	
Clock	MHz				MHz				GHz	GHz						GHz			GHz									
ILP																												
SMT												SMT2								SMT4				SMT8				
SIMD									SSE		SSE2										AVX						AVX5	12
Multicore																2C	4C			8C			12C	15C	18C	22C	28C	
Momon												3.2				6.4		12.8	25.6		42.7			60			128	
memory	Memory						GB/s				GB/s		GB/s	GB/s		GB/s			GB/s			GB/s						

ILP **Obstacle**: Not more parallelism available

Clock **Obstacle**: Power/Heat dissipation

Multi- Manycore **Obstacle**: Getting data to/from cores

SIMD **Obstacle:** Power





Moores Law: Single chip transistor count





History of Intel chip performance





The real picture





Finding the right compromise



F7

NVidia Pascal GP100 block diagram

Architecture

- 15.3 B Transistors
- ~ 1.4 GHz clock speed
- Up to 60 "SM" units
 - 64 SP "cores" each
 - 32 DP "cores" each
 - 2:1 SP:DP performance
- 5.7 TFlop/s DP peak
- 4 MB L2 Cache
- 4096-bit HBM2
- MemBW ~ 732 GB/s (theoretical)
- MemBW ~ 510 GB/s (measured)



© NVIDIA Corp.



Intel Xeon Phi "Knights Landing" block diagram



MemBW ~ 90 GB/s (measured)



Trading single thread performance for parallelism: GPGPUs vs. CPUs



	Intel Xeon Platinum 8170 "Skylake"	Intel Xeon Phi 7250 "Knights Landing"	NVidia Tesla P100 "Pascal"
Cores@Clock	26 @ ≥2.1 GHz	68 @ 1.4 GHz	56 SMs @ ~1.3 GHz
SP Performance/core	147.2 GFlop/s	89.6 GFlop/s	~166 GFlop/s
Threads@STREAM	~8	~40	> 10000
SP peak	3.83 TFlop/s	6.1 TFlop/s	~9.3 TFlop/s
Stream BW (meas.)	115.8 GB/s	450 GB/s (MCDRAM)	510 GB/s
Transistors / TDP	8 Billion / 173 W	8 Billion / 215W	14 Billion/300W





Attainable memory bandwidth: Comparing architectures





SIMD and Turbo mode



Turn off Turbo is not an option because base AVX clock is low!



And there is no guarantee







Maximum DP floating point (FP) performance



uArch	n ^{FP} super	n _{FMA}	n _{SIMD}	n _{cores}	Release	Model	P _{core} [GF/s]	P _{chip} [GF/s]	P _{serial} [GF/s]	TDP	GF/ Watt
Sandy Bridge	2	1	4	8	Q1/2012	E5-2680	11.7	173	7	130	1,33
Ivy Bridge	2	1	4	10	Q3/2013	E5-2690-v2	24	240	7,2	130	1,85
KNC	1	2	8	61	Q2/2014	7120A	10.6	1210	1,3	300	4,03
Haswell	2	2	4	14	Q3/2014	E5-2695-v3	21.6	425	6,6	120	3,54
Broadwell	2	2	4	22	Q1/2016	E5-2699-v4	17.6	704	7,2	145	4,85
Pascal	1	2	32	56	Q2/2016	GP100	36.8	4700	1,5	300	15,67
KNL	2	2	8	72	Q4/2016	7290F	35.2	2995	3,4	260	11,52
Skylake	2	2	8	26	Q3/2017	8170	23.4	1581	7,6	165	9,58



ILL5

The driving forces behind performance 2012



$$\mathbf{P} = \mathbf{n}_{core} * \mathbf{F} * \mathbf{S} * \mathbf{v}$$

	Intel IvyBridge-EP					
Number of cores n _{core}	12					
FP instructions per cycle F	2					
FP ops per instructions S	4 (DP) / 8 (SP)					
Clock speed [GHz] n	2.7					
Performance [GF/s] P	_259 (DP) / 518 (SP)					
TOP500 rank 1 (1996)						

But: P=5.4 GF/s for serial, non-SIMD code





The driving forces behind performance 2018



$\mathbf{P} = \mathbf{n}_{core} * \mathbf{F} * \mathbf{M} * \mathbf{S} * \mathbf{v}$

	Intel IvyBridge-EP
Number of cores n _{core}	28
FP instructions per cycle F	2
FMA factor M	2
FP ops per instructions S	8 (DP) / 16 (SP)
Clock speed [GHz] n	2.3 (scalar 2.8)
Performance [GF/s] P	2060 (DP) / 4122 (SP)

But: P=5.6 GF/s for serial, non-SIMD code





Core details: Simultaneous multi-threading (SMT)







Data parallel execution units (SIMD)

```
for (int j=0; j<size; j++){
    A[j] = B[j] + C[j];
}</pre>
```

Register widths

- 1 operand
- 2 operands (SSE)
- 4 operands (AVX)
- 8 operands (AVX512)

Scalar execution





Data parallel execution units (SIMD)

```
for (int j=0; j<size; j++){
    A[j] = B[j] + C[j];
}</pre>
```

Register widths

- 1 operand
- 2 operands (SSE)
- 4 operands (AVX)
- 8 operands (AVX512)

SIMD execution





SIMD processing – Basics

Steps (done by the compiler) for "SIMD processing"





SIMD processing – Basics

No SIMD vectorization for loops with data dependencies:

"Pointer aliasing" may prevent SIMDfication

```
void f(double *A, double *B, double *C, int n) {
    for(int i=0; i<n; ++i)
        C[i] = A[i] + B[i];
}</pre>
```

C/C++ allows that $A \rightarrow \&C[-1]$ and $B \rightarrow \&C[-2]$

 \rightarrow C[i] = C[i-1] + C[i-2]: dependency \rightarrow No SIMD

If "pointer aliasing" is not used, tell it to the compiler:

```
-fno-alias (Intel), -Msafeptr (PGI), -fargument-noalias (gcc) restrict keyword (C only!):
```

void f(double restrict *A, double restrict *B, double restrict *C, int n) {...}

Why and how?

Why check the assembly code?

- Sometimes the only way to make sure the compiler "did the right thing"
 - Example: "LOOP WAS VECTORIZED" message is printed, but Loads & Stores may still be scalar!
- Get the assembler code (Intel compiler):

icc -S -O3 -xHost triad.c -o a.out

Disassemble Executable:

objdump -d ./a.out | less

The x86 ISA is documented in:

Intel Software Development Manual (SDM) 2A and 2B AMD64 Architecture Programmer's Manual Vol. 1-5
Basics of the x86-64 ISA

- Instructions have 0 to 3 operands (4 with AVX-512)
- Operands can be registers, memory references or immediates
- Opcodes (binary representation of instructions) vary from 1 to 17 bytes
- There are two assembler syntax forms: Intel (left) and AT&T (right)
- Addressing Mode: BASE + INDEX * SCALE + DISPLACEMENT
- C: A[i] equivalent to *(A+i) (a pointer has a type: A+i*8)

<pre>movaps [rdi + rax*8+48], xmm3 add rax, 8 js 1b</pre>	movaps %xmm4, 48(%rdi,%rax,8) addq \$8, %rax js B1.4
401b9f: 0f 29 5c c7 30 movaps	\$ %xmm3,0x30(%rdi,%rax,8)
401ba4: 48 83 c0 08 add	\$0x8,%rax
401ba8: 78 a6 js	401b50 <triad_asm+0x4b></triad_asm+0x4b>



Basics of the x86-64 ISA with extensions

```
16 general Purpose Registers (64bit):
rax, rbx, rcx, rdx, rsi, rdi, rsp, rbp, r8-r15
alias with eight 32 bit register set:
eax, ebx, ecx, edx, esi, edi, esp, ebp
8 opmask registers (16bit or 64bit, AVX512 only):
k0-k7
Floating Point SIMD Registers:
xmm0-xmm15 (xmm31) SSE (128bit) alias with 256-bit and 512-bit registers
ymm0-ymm15 (xmm31) AVX (256bit) alias with 512-bit registers
zmm0-zmm31 AVX (2512bit)
```

SIMD instructions are distinguished by:

VEX/EVEX prefix:	v
Operation:	mul, add, mov
Modifier:	nontemporal (nt), unaligned (u), aligned (a), high (h)
Width:	scalar (s), packed (p)
Data type:	single (s), double (d)



ISA support on KNL

KNL supports all **legacy** ISA extensions: MMX, SSE, AVX, AVX2

Furthermore **KNL** supports:

- AVX-512 Foundation (F), KNL and Skylake
- AVX-512 Conflict Detection Instructions (CD), KNL and Skylake
- AVX-512 Exponential and Reciprocal Instructions (ER), KNL
- AVX-512 Prefetch Instructions (PF), KNL

AVX-512 extensions only supported on **Skylake**:

- AVX-512 Byte and Word Instructions (BW)
- AVX-512 Doubleword and Quadword Instructions (DQ)
- AVX-512 Vector Length Extensions (VL)

ISA Documentation:

Intel Architecture Instruction Set Extensions Programming Reference



Example for masked execution

Masking for predication is very helpful in cases such as e.g. remainder loop handling or conditional handling.







Architecture specific issues KNC vs. KNL

KNC architectural issues

- Fragile single core performance (in-order, pairing, SMT)
- No proper hardware prefetching
- Shared access on segmented LLC costly

KNL fixes most of these issues and is more accessible!

Advices for KNL

- I thread per core is usually best, sometime two threads per core
- Large pages can improve performance significantly (2M,1G)
- Consider the -no-prec-div option to enable AVX-512 ER instructions
- Aggressive software prefetching is usually not necessary
- MCDRAM is the preferred target memory (try cache mode first)
- Alignment restrictions and penalties are similar to Xeon. We experienced a benefit from alignment to page size with the MCDRAM.



Case Study: Simplest code for the summation of the elements of a vector (single precision)



Case Study: Vector Triad (DP) on IvyBridge-EP

```
for (int i = 0; i < length; i++) {
     A[i] = B[i] + D[i] * C[i];
}</pre>
```

To get object code use objdump -d on object file or executable or compile with -s

000

```
...B1.6:
  LBBO 3
  movsd
          xmm0, [rdx]
                        movsd
                                 xmm0, [r12+rax*8]
  mulsd
          xmm0, [rcx]
                        mulsd
                                 xmm0, [r13+rax*8]
  addsd xmm0, [rsi]
                        addsd
                                 xmm0, [r14+rax*8]
  movsd
         [rax], xmm0
                                 [r15+rax*8], xmm0
                         movsd
CLANG
  add
          rsi, 8
                      00
                         inc
                                 rax
  add
          rdx, 8
                                 rax, rbx
                         cmp
  add
          rcx, 8
                         il
                                 ..B1.6
  add
          rax, 8
  dec
          edi
  ine
          LBBO 3
```

7 instructions per loop iteration

```
.L4:
movsd xmm0,[rbx+rax]
mulsd xmm0,[r12+rax]
addsd xmm0,[r13+0+rax]
movsd [rbp+0+rax],xmm0
add rax, 8
cmp rax, r14
jne .L4
```



Assembly code (-O1):



Case Study: Vector Triad (DP) –O3 (Intel compiler)

..B1.19:

movsd	xmm0,	[r15+rsi*8]
movsd	xmm3,	[16+r15+rsi*8]
movsd	xmm5,	[32+r15+rsi*8]
movsd	xmm7,	[48+r15+rsi*8]
movhpd	xmm0,	[8+r15+rsi*8]
movhpd	xmm3,	[24+r15+rsi*8]
movhpd	xmm5,	[40+r15+rsi*8]
movhpd	xmm7,	[56+r15+rsi*8]
mulpd	xmm0,	[r14+rsi*8]
mulpd	xmm3,	[16+r14+rsi*8]
mulpd	xmm5,	[32+r14+rsi*8]
mulpd	xmm7,	[48+r14+rsi*8]
movsd	xmm2,	[r13+rsi*8]
movsd	xmm4,	[16+r13+rsi*8]
movsd	xmm6,	[32+r13+rsi*8]
movsd	xmm8,	[48+r13+rsi*8]
movhpd	xmm2,	[8+r13+rsi*8]
movhpd	xmm4,	[24+r13+rsi*8]
movhpd	xmm6,	[40+r13+rsi*8]
movhpd	xmm8,	[56+r13+rsi*8]

addpd	xmm2, xmm0
addpd	xmm4, xmm3
addpd	xmm6, xmm5
addpd	xmm8, xmm7
movaps	[rdx+rsi*8], xmm2
movaps	[16+rdx+rsi*8], xmm4
movaps	[32+rdx+rsi*8], xmm6
movaps	[48+rdx+rsi*8], xmm8
add	rsi, 8
cmp	rsi, r9
jb	B1.19

.0

3.86 instructions per loop iteration





Case Study: Vector Triad (DP) -O3 -xHost

```
..B1.15:
         xmm2, [r15+rsi*8]
vmovupd
vmovupd
         xmm10, [32+r15+rsi*8]
         xmm3, [rdx+rsi*8]
vmovupd
         xmm11, [32+rdx+rsi*8]
vmovupd
         xmm0, [r14+rsi*8]
vmovupd
         xmm9, [32+r14+rsi*8]
vmovupd
vinsertf128 ymm4, ymm2, [16+r15+rsi*8], 1
vinsertf128 ymm12,ymm10,[48+r15+rsi*8],1
vinsertf128 ymm5, ymm3,[16+rdx+rsi*8], 1
vinsertf128 ymm13,ymm11,[48+rdx+rsi*8],1
vmulpd
         ymm7, ymm4, ymm5
vmulpd
         vmm15, vmm12, vmm13
         xmm4, [64+rdx+rsi*8]
vmovupd
vmovupd
         xmm12, [96+rdx+rsi*8]
         xmm3, [64+r15+rsi*8]
vmovupd
                                          add
         xmm11, [96+r15+rsi*8]
vmovupd
                                          Cmp
         xmm2, [64+r14+rsi*8]
vmovupd
                                          jb
         xmm10, [96+r14+rsi*8]
vmovupd
vinsertf128 ymm14,ymm9,[48+r14+rsi*8], 1
vinsertf128 ymm6,ymm0,[16+r14+rsi*8], 1
vaddpd
         ymm8, ymm6, ymm7
                           vaddpd
```

ALT [r13+rsi*8], ymm8 vmovupd [32+r13+rsi*8], ymm0 vmovupd vinsertf128 ymm5, ymm3, [80+r15+rsi*8], 1 vinsertf128 ymm13, ymm11, [112+r15+rsi*8], 1 vinsertf128 ymm6, ymm4, [80+rdx+rsi*8], 1 vinsertf128 ymm14,ymm12,[112+rdx+rsi*8], 1 vmulpd ymm8, ymm5, ymm6 vmulpd ymm0, ymm13, ymm14 vinsertf128 ymm7, ymm2, [80+r14+rsi*8], 1 vinsertf128 ymm15,ymm10,[112+r14+rsi*8], 1 vaddpd ymm9, ymm7, ymm8 vaddpd ymm2, ymm15, ymm0 [64+r13+rsi*8], ymm9 vmovupd vmovupd [96+r13+rsi*8], ymm2 rsi, 16 rsi, r9

```
2.44 instructions per loop iteration
```

..B1.15

ymm0, ymm14, ymm15

Benefit of SIMD limited by *serial* fraction!



Case Study: Vector Triad (DP) -O3 -xHost #pragma vector aligned

B1.7:	(Pa
movaps	xmm0, [r13+rcx*8]
movaps	xmm2, [16+r13+rcx*8]
movaps	xmm3, [32+r13+rcx*8]
movaps	xmm4, [48+r13+rcx*8]
mulpd	<pre>xmm0, [rbp+rcx*8]</pre>
mulpd	xmm2, [16+rbp+rcx*8]
mulpd	xmm3, [32+rbp+rcx*8]
mulpd	xmm4, [48+rbp+rcx*8]
addpd	<pre>xmm0, [r12+rcx*8]</pre>
addpd	xmm2, [16+r12+rcx*8]
addpd	xmm3, [32+r12+rcx*8]
addpd	xmm4, [48+r12+rcx*8]
movaps	[r15+rcx*8],
movaps	[16+r15+rcx*8], xmm2
movaps	[32+r15+rcx*8], xmm3
movaps	[48+r15+rcx*8], xmm4
add	rcx, 8
cmp	rcx, rsi
ib	B1.7

2.38 instructions per loop iteration



..B1.7: vmovupd vmovupd vmovupd vmovupd vmulpd vmulpd vmulpd vmulpd vaddpd vaddpd vaddpd vaddpd vmovupd vmovupd vmovupd vmovupd add cmp ib

AL+ ymm0, [r15+rcx*8] ymm4, [32+r15+rcx*8] ymm7, [64+r15+rcx*8] ymm10,[96+r15+rcx*8] ymm2, ymm0, [rdx+rcx*8] ymm5, ymm4, [32+rdx+rcx*8] ymm8, ymm7, [64+rdx+rcx*8] ymm11, ymm10, [96+rdx+rcx*8] ymm3, ymm2, [r14+rcx*8] ymm6, ymm5, [32+r14+rcx*8] ymm9, ymm8, [64+r14+rcx*8] ymm12, ymm11, [96+r14+rcx*8] [r13+rcx*8], ymm3 [32+r13+rcx*8], ymm6 [64+r13+rcx*8], ymm9 [96+r13+rcx*8], ymm12 rcx, 16rcx, rsi ..B1.7

1.19 instructions per loop iteration

Case Study: Vector Triad (DP) –O3 –xHost #pragma vector aligned on Haswell-EP

..B1.7:

B1.7:		А.	
vmovupd	ymm2,	[r15+rcx*8]	
vmovupd	ymm4,	[32+r15+rcx*8]	
vmovupd	ymmб,	[64+r15+rcx*8]	
vmovupd	ymm8,	[96+r15+rcx*8]	
vmovupd	ymm0,	[rdx+rcx*8]	
vmovupd	ymm3,	[32+rdx+rcx*8]	
vmovupd	ymm5,	[64+rdx+rcx*8]	
vmovupd	ymm7,	[96+rdx+rcx*8]	
vfmadd213	pd ymm2	, ymm0, [r14+rcx*8]	C
vfmadd213	pd ymm4	, ymm3, [32+r14+rcx*8]	(
vfmadd213	pd ymm6	, ymm5, [64+r14+rcx*8]	r
vfmadd213	pd ymm8	, ymm7, [96+r14+rcx*8]	r
vmovupd	[r13+r	`cx*8], ymm2	
vmovupd	[32+r1	.3+rcx*8], ymm4	
vmovupd	[64+r1	.3+rcx*8], ymm6	
vmovupd	[96+r1	.3+rcx*8], ymm8	
add	rcx, 1	.6	
Cmp	rcx, r	`si	
ήb	B1 7	1	

1.19 instructions per loop iteration



On X86 ISA instruction are converted to so-called µops (elementary ops like load, add, mult). For performance the number of µops is important.

23 uops vs. 27 µops (AVX)

SIMD processing – The whole picture

SIMD influences instruction execution in the core – other runtime contributions stay the same!

AVX example:



┎┎┲═

Comparing total execution time:



Total runtime with data loaded from memory:

Scalar 48SSE42AVX39

SIMD only effective if runtime is dominated by instructions execution!

Limits of SIMD processing

- Only part of application may be vectorized, arithmetic vs. load/store (Amdahls law), data transfers
- Memory saturation often makes SIMD obsolete



Rules for vectorizable loops

- 1. Countable
- 2. Single entry and single exit
- 3. Straight line code
- 4. No function calls (exception intrinsic math functions)

Better performance with:

- 1. Simple inner loops with unit stride
- 2. Minimize indirect addressing
- 3. Align data structures (SSE 16bytes, AVX 32bytes)
- 4. In C use the restrict keyword for pointers to rule out aliasing

Obstacles for vectorization:

- Non-contiguous memory access
- Data dependencies





Memory hierarchy

You can **either** build a small und fast memory or a large and slow memory.



Purpose of many optimizations is therefore to load data mostly from fast memory layers.



Registers and caches: Data transfers in a memory hierarchy

How does data travel from memory to the CPU and back?

Remember: Caches are organized in **cache lines** (e.g., 64 bytes) Only **complete cache lines** are transferred between memory hierarchy levels (except registers)

MISS: Load or store instruction does
not find data in a cache level
→ CL transfer required

Example: Array copy A(:)=C(:)





Recap: Data transfers in a memory hierarchy

- How does data travel from memory to the CPU and back?
- Example: Array copy A(:) = C(:)



Fusion: SIMD and the memory hierarchy

SIMD optimizations often also involves data structure changes:

- Enable block wise load and store.
- Reduce runtime contribution from data transfers by blocking. Load or store data at least from L2 cache.
 Promote temporal and spatial data access locality
- Promote good use of hardware prefetcher. Long streaming data access patterns.
- Above requirements may collide with object oriented programming paradigm: array of structures vs structure of arrays



Conclusions about core architectures

- All efforts are targeted on increasing **instruction throughput**
- Every hardware optimization puts an **assumption** against the executed software
- One can distinguish transparent and **explicit** solutions
- Common technologies:
 - Instruction level parallelism (ILP)
 - Data parallel execution (SIMD), does not affect instruction throughput
 - Exploit temporal data access locality (Caches)
 - Hide data access latencies (Prefetching)
 - Avoid hazards





PRELUDE: SCALABILITY 4 THE WIN!







Scalability Myth: Code scalability is the key issue

Lore 1

In a world of highly parallel computer architectures only highly scalable codes will survive

Lore 2

Single core performance no longer matters since we have so many of them and use scalable codes





Scalability Myth: Code scalability is the key issue





Scalability Myth: Code scalability is the key issue





TOPOLOGY OF MULTI-CORE / MULTI-SOCKET SYSTEMS



- Chip Topology
- Node Topology
- Memory Organisation





Building blocks for multi-core compute nodes

- **Core**: Unit reading and executing instruction stream
- **Chip**: One integrated circuit die
- **Socket**/Package: May consist of multiple chips

- Memory Hierarchy:
 - Private caches
 - Shared caches
 - ccNUMA: Replicated memory interfaces



Multicore architecture

Mehrkern-Architekturen







Topology of Super computers





SuperMUC © LRZ

Ein System besteht aus **vielen** Schränken!





Chip Topologies

- Separation into core and uncore
- Memory hierarchy holding together the chip design
- L1 (L2) private caches
- L3 cache shared (LLC)
- Serialized LLC → not scalable
- Segmented ring bus, distributed
 LLC → scalable design



Westmere-EP, 6C, 32nm 248mm²



SandyBridge-EP, 8C, 32nm 435mm²





From UMA to ccNUMA Memory architectures

Yesterday (2006): Dual-socket Intel "Core2" node:



Uniform Memory Architecture (UMA)

Flat memory ; symmetric MPs

Today: Dual-socket Intel (Westmere,...) node:



Cache-coherent Non-Uniform Memory Architecture (**ccNUMA**)

HT / QPI provide scalable bandwidth at the price of ccNUMA architectures, but: *Where does my data finally end up?*





ccNUMA performance problems

"The other affinity" to care about

ccNUMA:

- Whole memory is transparently accessible by all processors
- but physically distributed
- with varying bandwidth and latency
- and potential contention (shared memory paths)
- How do we make sure that memory access is always as "local" and "distributed" as possible?



 Page placement is implemented in units of OS pages (often 4kB, possibly more)





Intel Broadwell EP node

2 chips, 2 sockets, 11 cores per ccNUMA domain (**CoD** mode) ccNUMA map: Bandwidth penalties for remote access

- Run 11 threads per ccNUMA domain (half chip)
- Place memory in different domain \rightarrow 4x4 combinations
- STREAM copy benchmark using standard stores





ccNUMA default memory locality

"Golden Rule" of ccNUMA:

A memory page gets mapped into the local memory of the processor that first touches it!

Except if there is not enough local memory available

```
Caveat: "touch" means "write", not "allocate"
Example:
double *huge = (double*)malloc(N*sizeof(double));
for(i=0; i<N; i++)
    huge[i] = 0.0;
It is sufficient to touch a single item to map the entire page</pre>
```



Initialization by parallel first touch

Initialize data in parallel to ensure placement into locality domains:

```
double *huge = (double*)malloc(N*sizeof(double));
// parallel init of data
#pragma omp parallel for schedule(static)
for(i=0; i<N; i++)
    huge[i] = 0.0;
// ...</pre>
```

```
// actual work done on data
#pragma omp parallel for reduction(+:sum) schedule(static)
for(i=0; i<N; i++)
    sum += huge[i];</pre>
```



The curse and blessing of interleaved placement: OpenMP STREAM on a Cray XE6 Interlagos node

Parallel init: Correct parallel initialization LDO: Force data into LDO via numact1 -m 0 Interleaved: numact1 --interleave <LD range>





The curse and blessing of interleaved placement: same on 4-socket (48 core) Magny Cours node







Conclusions about Node Topologies

Modern computer architecture has a rich "topology"

Node-level hardware parallelism takes many forms

- Sockets/devices CPU: 1-8, GPGPU: 1-6
- Cores moderate (CPU: 4-16) to massive (GPGPU: 1000's)
- SIMD moderate (CPU: 2-8) to massive (GPGPU: 10's-100's)

Exploiting performance: **parallelism + bottleneck awareness**

"High Performance Computing" == computing at a bottleneck

Performance of programs is sensitive to architecture

- Topology/affinity influences overheads of popular programming models
- Standards do not contain (many) topology-aware features
 - > Things are starting to improve slowly (MPI 3.0, OpenMP 4.0)
- Apart from overheads, performance features are largely independent of the programming model




MULTICORE PERFORMANCE AND TOOLS PROBING NODE TOPOLOGY



- Standard tools
- likwid-topology





Tools for Node-level Performance Engineering

- Gather Node Information hwloc, likwid-topology, likwid-powermeter
- Affinity control and data placement
 OpenMP and MPI runtime environments, hwloc, numactl, likwid-pin
- Runtime Profiling Compilers, gprof, HPC Toolkit, ...
- Performance Profilers
 Intel VtuneTM, likwid-perfctr, PAPI based tools, Linux perf, ...
- Microbenchmarking STREAM, likwid-bench, Imbench



How do we figure out the node topology?

LIKWID tool suite:

Like I Knew What I'm Doing

Open source tool collection (developed at RRZE): http://code.google.com/p/likwid



J. Treibig, G. Hager, G. Wellein: LIKWID: A lightweight performance-oriented tool suite for x86 multicore environments. PSTI2010, Sep 13-16, 2010, San Diego, CA -http://arxiv.org/abs/1004.4431





Likwid Tool Suite

- Command line tools for Linux:
 - easy to install
 - works with standard linux kernel
 - simple and clear to use
 - supports Intel and AMD CPUs



- Current tools:
 - Iikwid-topology: Print thread and cache topology
 - Iikwid-pin: Pin threaded application without touching code
 - Iikwid-perfctr: Measure performance counters
 - likwid-powermeter: Query turbo mode steps. Measure ETS.
 - likwid-bench: Low-level bandwidth benchmark generator tool

Output of likwid-topology -g

on one node of Intel Haswell-EP

CPU name: CPU type: CPU stepping:	Intel(R) Xeon(R) CPU E5-2695 v3 @ 2.30GHz Intel Xeon Haswell EN/EP/EX processor								
<pre>CFU BCEPPING. 2 ************************************</pre>									
Hardware Threa	d Topology ********	****	*****	*****	******				
Sockets:		2							
Cores per sock	et:	14							
Threads per co	re:	2							
HWThread	Thread	Core	Socket	Available					
0	0	0	0	*					
0	1	0	*						
•••									
43	1	1	1	*					
44	1	2	1	*					
Socket 0.	(0 28 1 20	2 20 2 21 4 22	5 22 6 24 7 25	9 26 9 27 10 29	 9 11 20 12	40 12 41)			
Socket 1:	(14 42 15 4	3 16 44 17 45 1	L8 46 19 47 20	48 21 49 22 50	23 51 24 5	2 25 53 26 5	54 27 55)		
								Ali physical	
Cache Topology	***********	************	***********	*****	****			processor IDs	
*****	*****	*****	*****	*****	*****				
Level:		1							
Size:	(32 kB	(
Cache groups:		. 29) (2 30)	(3 31) (4 3)	2)(533)((6 34) (7	35)(836	5) (9 37) (1 5) (24 5	$\begin{array}{c} 0 & 38 \end{array}) \left(\begin{array}{c} 11 & 39 \end{array} \right) \left(\begin{array}{c} 12 & 40 \end{array} \right) \left(\begin{array}{c} 13 \\ 0 & 77 \end{array} \right)$	41
) (14 42) (15 43) (16 -	44) (1/ 45) 	(18 46) (19	4/)(2048)	(21 49)	(22 50) (23 51) (24 5	2)(2553)(2654)(2755	,
Level:		2							
Size:		256 kB							
Cache groups:	(0 28) (1	29)(230)	(3 31) (4 3	2) (533) (634)(7	35)(836	5) (9 37) (1	.0 38) (11 39) (12 40) (13	41
) (14 42) (15 43) (16	44) (17 45)	(18 46) (19	47) (20 48)	(21 49)	(2250)(23 51) (24 5	2) (25 53) (26 54) (27 55)
Level:		3							
Size:		17 MB							
Cache groups: (21 49 22 50	(0 28 1 29 23 51 24 52 2	2 30 3 31 4 32 5 53 26 54 27 5	533634)(5)	7 35 8 36 9 37 3	10 38 11 3	9 12 40 13 4	41) (14 42 15	43 16 44 17 45 18 46 19 47 20 48	3)



LL5

Output of likwid-topology continued

**************************************	***************************************	k
**************************************	***************************************	۲.
Domain: Processors: Distances: Free memory: Total memory:	0 (0 28 1 29 2 30 3 31 4 32 5 33 6 34) 10 21 31 31 13292.9 MB 15941.7 MB	_
Domain: Processors: Distances: Free memory: Total memory:	1 (7 35 8 36 9 37 10 38 11 39 12 40 13 41) 21 10 31 31 13514 MB 16126.4 MB	
Domain: Processors: Distances: Free memory: Total memory:	2 (14 42 15 43 16 44 17 45 18 46 19 47 20 48) 31 31 10 21 15025.6 MB 16126.4 MB	
Domain: Processors: Distances: Free memory: Total memory:	3 (21 49 22 50 23 51 24 52 25 53 26 54 27 55) 31 31 21 10 15488.9 MB 16126 MB	_





Output of likwid-topology continued

graphical Topology	and SMT enabled!			
Socket 0:				
++ +++ +	16 9 37 10 38 11 39 12 40 13 41 + ++ ++ ++ ++ ++ ++ ++ ++ +++			
++ +	B 32kB 32kB			
256kB 256	жв 256кв 256кв 256кв 256кв 256кв 256кв 256кв			
+	17MB			
Jocket 1:				
++ ++	50 23 51 24 52 25 53 26 54 27 55 + ++ + ++ + ++ + ++ + ++ + ++ + ++ + ++ + ++ + ++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + +++ + ++++ + ++++ + ++++ + ++++ + ++++ + ++++ + +++++++			
++ ++ ++ ++ ++ ++ ++ ++ ++ ++ ++ ++ 32kB 32kB ++++++++++++++++	:===+ +=====+ +=====+ +====+ +====+ +====+ +====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +=====+ +======			
	ікв 256кв 256кв 256кв 256кв 256кв 256кв 256кв .			
17MB	17MB			

Cluster on die mode





ENFORCING THREAD/PROCESS-CORE AFFINITY UNDER THE LINUX OS



 Standard tools and OS affinity facilities under program control

likwid-pin





Example: STREAM benchmark on 16-core Sandy Bridge:

Anarchy vs. thread pinning



threads

 $\underline{4}$

Benchmark how code reacts to variations

More thread/Process-core affinity ("pinning") options

- Highly OS-dependent system calls
 - But available on all systems

Linux: sched_setaffinity()
Windows: SetThreadAffinityMask()

- Hwloc project (http://www.open-mpi.de/projects/hwloc/)
- Support for "semi-automatic" pinning in some compilers/environments
 - All modern compilers with OpenMP support
 - Generic Linux: taskset, numactl, likwid-pin (see below)
 - OpenMP 4.0 (see any recent OpenMP/hybrid programming tutorial)
- Affinity awareness in MPI libraries
 - SGI MPT
 - OpenMPI
 - Intel MPI

. . .

Likwid-pin

Overview

- Pins processes and threads to specific cores without touching code
- Directly supports pthreads, gcc OpenMP, Intel OpenMP
- Based on combination of wrapper tool together with overloaded pthread library

 binary must be dynamically linked!
- Can also be used as a superior replacement for taskset
- Supports logical core numbering within a node
- Usage examples:
 - likwid-pin -c 0-3,4,6 ./myApp parameters
 - likwid-pin -c S0:0-7 ./myApp parameters
 - likwid-pin -c N:0-15 ./myApp parameters





LIKWID terminology

Thread group syntax

- The OS numbers all processors (hardware threads) on a node
- The numbering is enforced at boot time by the BIOS
- LIKWID introduces thread groups consisting of processors sharing a topological entity (e.g. socket or shared cache)
- A thread group is defined by a single character + index
- Example for likwid-pin: likwid-pin -c S1:0-3,6,7 ./a.out
- Thread group expression may be chained with @: likwid-pin -c S0:0-3@S1:0-3 ./a.out
- Alternative expression based syntax: likwid-pin -c E:S0:4:2:2 ./a.out
 E:<thread domain>:<num threads>:<chunk size>:<stride>

Physical processors first!

0 4 1 5 2 6 3 ++ ++ ++ ++ 32kB 32kB	+ 7 + kB
256kB 256kB 256kB 256 ++ ++ ++ ++ 8MB	+ kB + +

Block wise placement!

++ ++ ++ 0 4 1 5 2 6 3 7 +++ +++ +++
++ ++ 32kB 32kB 32kB 32kB ++ ++
256kB 256kB 256kB 256kB ++ ++ +++
8MB

Xeon Phi: likwid-pin -c E:N:60:2:4 ./a.out





Likwid-pin Example: Intel OpenMP

Running the STREAM benchmark with likwid-pin:

```
Main PID always
$ likwid-pin -c S0:0-3 ./stream
[likwid-pin] Main PID -> core 0 - OK
                                                                    pinned
Double precision appears to have 16 digits of accuracy
Assuming 8 bytes per DOUBLE PRECISION word
Array size =
                20000000
Offset
                      32
 The total memory requirement is 457 MB
 You are running each test 10 times
                                                               Skip shepherd
 The *best* time for each test is used
                                                                   thread
 *EXCLUDING* the first and last iterations
[pthread wrapper] [pthread wrapper] PIN_MASK; 0->1
                                                    1->2 2->3
[pthread wrapper] SKIP MASK: 0x1
        threadid 140370139711232 -> SKIP
        threadid 140370117211968 -> core 1 - OK
        threadid 140370113013632 -> core 2 - OK
                                                               Pin all spawned
        threadid 140369974597568 -> core 3 - OK
                                                                threads in turn
  [... rest of STREAM output omitted ...]
```



likwid-perfctr

Basic approach to performance analysis

- 1. Runtime profile / Call graph (gprof): Where are the hot spots?
- 2. Instrument hot spots (prepare for detailed measurement)
- 3. Find performance signatures
- Possible signatures:
- Bandwidth saturation
- Instruction throughput limitation (real or language-induced)
- Latency impact (irregular data access, high branch ratio)
- Load imbalance
- ccNUMA issues (data access across ccNUMA domains)
- Pathologic cases (false cacheline sharing, expensive operations)

Goal: Come up with educated guess about a performance-limiting motif (Performance Pattern)





87

Probing performance behavior

- How do we find out about the performance properties and requirements of a parallel code?
 - Profiling via advanced tools is often overkill
- A coarse overview is often sufficient
 - likwid-perfctr (similar to "perfex" on IRIX, "hpmcount" on AIX, "lipfpm" on Linux/Altix)
 - Simple end-to-end measurement of hardware performance metrics
 - "Marker" API for starting/stopping counters
 - Multiple measurement region support
 - Preconfigured and extensible metric groups, list with
 likwid-perfctr -a

BRANCH: Branch prediction miss rate/ratio CACHE: Data cache miss rate/ratio CLOCK: Clock of cores DATA: Load to store ratio FLOPS_DP: Double Precision MFlops/s FLOPS_SP: Single Precision MFlops/s FLOPS_X87: X87 MFlops/s L2: L2 cache bandwidth in MBytes/s L2CACHE: L2 cache miss rate/ratio L3: L3 cache bandwidth in MBytes/s L3CACHE: L3 cache miss rate/ratio MEM: Main memory bandwidth in MBytes/s TLB: TLB miss rate/ratio



likwid-perfctr

Example usage with preconfigured metric group

\$ likwid-perfctr -g L2 -C S1:0-3 ./a.out						
CPU name: Intel(R) Xeon(R) CPU E5-2695 v3 @ 2.30GHz []						
<<<< PROGRAM OUTPUT >>>> Always Configured metrics						
Group 1: L2		mea	sured	(thi	s group)	- 4
Event	Counter	Core 14	Core 15	Core 16	Core 17	1
INSTR_RETIRED_ANY CPU_CLK_UNHALTED_CORE CPU_CLK_UNHALTED_REE	FIXC0 FIXC1 FIXC2	1298031144 2353698512 2057044629	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1854182290 2894645261 2535218217	1862521357 2895023739 2535560434	
LID_REPLACEMENT L2_TRANS_L1D_WB ICACHE_MISSES	PMC0 PMC1 PMC2	212900444 112464863 21265	200544877 200544877 3 99931184 26233	200389272 99982371 12646	200387671 99976697 12363	
+ [statistics output omi	+ tted]	+	+	-+	-+	Derived metrics
Metric	i	Core 14	Core 15	Core 16	Core 17	
Runtime (RDTSC) Runtime unhalted Clock [MHz] CPI L2D load bandwidth [M L2D load data volume L2D evict bandwidth [M L2D evict data volume L2 bandwidth [MByt	[s] [s] [GBytes] [GBytes] [GBytes] [GBytes] es/s]	1.1314 1.0234 2631.6699 1.8133 12042.7388 13.6256 6361.5883 7.1978 18405.5299	1.1314 1.2583 2626.4367 1.4721 11343.8446 12.8349 5652.6192 6.3956 16997.9477	1.1314 1.2586 2626.0579 1.5611 11335.0428 12.8249 5655.5146 6.3989 16991.2728	1.1314 1.2587 2626.0468 1.5544 11334.9523 12.8248 5655.1937 6.3985 16990.8453	
L2 data volume [GB	ytes]	20.8247	19.2321	19.2246	19.2241	



FLGE

likwid-perfctr

Best practices for runtime counter analysis

Things to look at (in roughly this order)

- Excess work
- Load balance (flops, instructions, BW)
- In-socket memory BW saturation
- Flop/s, loads and stores per flop metrics
- SIMD vectorization
- CPI metric
- # of instructions, branches, mispredicted branches

Caveats

- Load imbalance may not show in CPI or # of instructions
 - Spin loops in OpenMP barriers/MPI blocking calls
 - Looking at "top" or the Windows Task Manager does not tell you anything useful
- In-socket performance saturation may have various reasons
- Cache miss metrics are sometimes misleading



likwid-perfctr *Marker API (C/C++ and Fortran)*

- A marker API is available to restrict measurements to code regions
- The API only turns counters on/off. The configuration of the counters is still done by likwid-perfctr
- Multiple named region support, accumulation over multiple calls
- Inclusive and overlapping regions allowed

```
#include <likwid.h>
                                   // must be called from serial region
LIKWID MARKER INIT;
#pragma omp parallel
                                   // only reqd. if measuring multiple threads
  LIKWID MARKER THREADINIT;
                                         Activate macros with -DLIKWID PERFMON
LIKWID MARKER START("Compute");
                                          Run likwid-perfctr with -m switch to
                                          enable marking
LIKWID MARKER STOP("Compute");
                                          See https://github.com/RRZE-
                                         HPC/likwid/wiki/TutorialMarkerF90
LIKWID MARKER START("Postprocess");
                                          for Fortran example
LIKWID MARKER STOP("Postprocess");
```

LIKWID_MARKER_CLOSE;

likwid-perfctr *Compiling, linking, and running with the marker API*

Compile: cc -I /path/to/likwid.h -DLIKWID_PERFMON -c program.c

```
Link:
```

```
cc -L /path/to/liblikwid program.o -llikwid
```

```
Run:
```

likwid-perfctr -C <MASK> -g <GROUP> -m ./a.out

→ One separate block of output for every marked region

→ Caveat: marker API can cause overhead; do not call too frequently!



ERLANGEN REGIONAL COMPUTING CENTER



Basics of Performance Engineering J. Eitzinger

PATC LRZ 2018, 26.3.2018



FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

Basics of Optimization

- 1. Define relevant test cases
- 2. Establish a sensible performance metric
- 3. Acquire a runtime profile (sequential)
- 4. Identify hot kernels (Hopefully there are any!)
- 5. Carry out optimization process for each kernel

Motivation:

- Understand observed performance
- Learn about code characteristics and machine capabilities
- Deliberately decide on optimizations





Iteratively

Best Practices Benchmarking

Preparation

- Reliable timing (Minimum time which can be measured?)
- Document code generation (Flags, Compiler Version)
- Get exclusive System
- System state (Clock, Turbo mode, Memory, Caches)
- Consider to automate runs with a skript (Shell, python, perl)

Doing

- Affinity control
- Check: Is the result reasonable?
- Is result deterministic and reproducible.
- Statistics: Mean, Best ??
- Basic variants: Thread count, affinity, working set size (Baseline!)



Best Practices Benchmarking cont.

Postprocessing

- Documentation
- Try to understand and explain the result
- Plan variations to gain more information
- Many things can be better understood if you plot them (gnuplot, xmgrace)





Focus on resource utilization

1. Instruction execution

Primary resource of the processor.

2. Data transfer bandwidth

Data transfers as a consequence of instruction execution.

What is the **limiting resource**? Do you fully **utilize** available **resources**?









Thinking in Bottlenecks

- A bottleneck is a performance limiting setting
- Microarchitectures expose numerous bottlenecks

Observation 1:

Most applications face a single bottleneck at a time!

Observation 2:

There is a limited number of relevant bottlenecks!





Process vs. Tool

Reduce complexity!

We propose a human driven process to enable a systematic way to success!

- Executed by humans.
- Uses tools by means of data acquisition only.

Uses one of the most powerful tools available: Your brain !

You are a investigator making sense of what's going on.



Performance Engineering Process: Analysis



Step 1 Analysis: Understanding observed performance



101

102

Performance analysis phase

Understand observed performance: Where am I?

Input:

- Static code analysis
- HPM data
- Scaling data set size
- Scaling number of used cores
- Microbenchmarking

Performance patterns are typical performance limiting motives. The set of input data indicating a pattern is its **signature**.







Performance Engineering Process: Modelling



Step 2 Formulate Model: Validate pattern and get quantitative insight.





Performance Engineering Process: Optimization



Step 3 Optimization: Improve utilization of offered resources.





Performance pattern classification

- Maximum resource utilization (computing at a bottleneck)
- 2. Optimal use of parallel resources
- Hazards (something "goes wrong")
- 4. Use of most effective instructions
- Work related (too much work or too inefficiently done)





Patterns (I): Bottlenecks & parallelism

Pattern	Performance behavior	Metric signature, LIKWID performance group(s)	
Bandwidth saturation	Saturating speedup across cores sharing a data path	Bandwidth meets BW of suitable streaming benchmark (MEM, L3)	
ALU saturation	Throughput at design limit(s)	Good (low) CPI, integral ratio of cycles to specific instruction count(s) (FLOPS_*, DATA, CPI)	
Bad ccNUMA page placement	Bad or no scaling across NUMA domains, performance improves with interleaved page placement	Unbalanced bandwidth on memory interfaces / High remote traffic (MEM)	
Load imbalance / serial fraction	Saturating/sub-linear speedup	Different amount of "work" on the cores (FLOPS_*); note that instruction count is not reliable!	





Patterns (II): Hazards

Pattern	Performance behavior	Metric signature, LIKWID performance group(s)	
False sharing of cache lines	Large discrepancy from performance model in parallel case, bad scalability	Frequent (remote) CL evicts (CACHE)	
Pipelining issues	In-core throughput far from design limit, performance insensitive to data set size	(Large) integral ratio of cycles to specific instruction count(s), bad (high) CPI (FLOPS_*, DATA, CPI)	
Control flow issues	See above	High branch rate and branch miss ratio (BRANCH)	
Micro-architectural anomalies	Large discrepancy from simple performance model based on LD/ST and arithmetic throughput	Relevant events are very hardware-specific, e.g., memory aliasing stalls, conflict misses, unaligned LD/ST, requeue events	
Latency-bound data access	Simple bandwidth performance model much too optimistic	Low BW utilization / Low cache hit ratio, frequent CL evicts or replacements (CACHE, DATA, MEM)	





Patterns (III): Work-related

Pattern		Performance behavior	Metric signature, LIKWID performance group(s)	
Synchronizati	on overhead	Speedup going down as more cores are added / No speedup with small problem sizes / Cores busy but low FP performance	Large non-FP instruction count (growing with number of cores used) / Low CPI (FLOPS_*, CPI)	
Instruction ov	verhead	Low application performance, good scaling across cores, performance insensitive to problem size	Low CPI near theoretical limit / Large non-FP instruction count (constant vs. number of cores) (FLOPS_*, DATA, CPI)	
Excess data volume		Simple bandwidth performance model much too optimistic	Low BW utilization / Low cache hit ratio, frequent CL evicts or replacements (CACHE, DATA, MEM)	
Code	Expensive instructions	Similar to instruction overboad	Many cycles per instruction (CPI) if the problem is large-latency arithmetic	
composition	Ineffective instructions	Similar to instruction overnead	Scalar instructions dominating in data-parallel loops (FLOPS_*, CPI)	




Where to start

Look at the code and understand what it is doing!

Scaling runs:

- Scale #cores inside ccNUMA domain
- Scale across ccNUMA domains
- Scale working set size (if possible)

HPM measurements:

- Memory Bandwidth
- Instruction decomposition: Arithmetic, data, branch, other
- SIMD vectorized fraction
- Data volumes inside memory hierarchy
- CPI



Pattern: Bandwidth Saturation

- 1. Perform scaling run inside ccNUMA domain
- 2. Measure memory bandwidth with HPM
- 3. Compare to micro benchmark with similar data access pattern



Measured bandwidth spmv: 45964 MB/s Synthetic load benchmark: 47022 MB/s





Always check

Pattern: Instruction Overhead

- 1. Perform a HPM instruction decomposition analysis
- 2. Measure resource utilization
- 3. Static code analysis

Instruction decomposition	Inlining failed	Inefficient data structures
Arithmetic FP	12%	21%
Load/Store	30%	50%
Branch	24%	10%
Other	34%	19%

C++ codes which suffer from overhead (inlining problems, complex abstractions) need a lot more overall instructions related to the arithmetic instructions

- Often (but not always) "good" (i.e., low) CPI
- Low-ish bandwidth
- Low # of floating-point instructions vs. other instructions





Pattern: Inefficient Instructions

- 1. HPM measurement: Relation packed vs. scalar instructions
- 2. Static assembly code analysis: Search for scalar loads

+	Small fraction of packed instructions	core 0	core 1		+ core 3	No AV	X
	ENTRED ANY	+	+	+	+		+
INSTR_R	ETIRED_ANY	2.19415e+11	1./0/40+11	1./02556+11	1./5/280+11	1./22/86-11	I
CPU_CLK_U	NHALTED_CORE	1.4396e+11	1.28759e+11	1.28846e+11	1.28898e+11	1.28905e+11	
CPU_CLK_	UNHALTED_REF	1.20204e+11	1.0895e+11	1.09024e+11	1.09067e+11	1.09074+11	
FP_COMP_OPS_EXE_	SSE_FP_PACKED_DOUBL	E 1.1169e+09	1.09639e+09	1.09739e+09	1.10112e+09	1.10033e+09	1
FP_COMP_OPS_EXE_	SSE_FP_SCALAR_DOUBL	E 3.62746e+10	3.45789e+10	3.45446e+10	3.44553e+10	3.44829e+10	I
SIMD_FP_256	_PACKED_DOUBLE	0	0	0	0	0	+
	+	+	+	+	+	+	

- There is usually no counter for packed vs scalar (SIMD) loads and stores.
- Also the compiler usually does not distinguish!

Only solution: Inspect code at assembly level.



Pattern: Synchronization overhead

- 1. Performance is decreasing with growing core counts
- 2. Performance is sensitive to topology
- 3. Static code analysis: Estimate work vs. barrier cost.







Thread synchronization overhead on IvyBridge-EP

Barrier overhead in CPU cycles

2 Threads	Intel 16.0	GCC 5.3.0
Shared L3	599	425
SMT threads	612	423
Other socket	1486	1067
		Strong topology dependence!



Full domain	Intel 16.0	GCC 5.3.0	
Socket (10 cores)	1934	1301	
Node (20 cores)	4999	7783	with thread count
Node +SMT	5981	9897	

Strong dependence on compiler, CPU and system environment!

• OMP_WAIT_POLICY=ACTIVE can make a big difference

ILL5

FRIEDRICH-ALEXANDER UNIVERSITÄT ERLANGEN-NÜRNBERG

h

Thread synchronization overhead on Xeon Phi 7210 (64-core) Barrier overhead in CPU cycles (Intel C compiler 16.03)



Still the pain may be much larger, as more work can be done in one cycle on Phi compared to a full Ivy Bridge node

3.2x cores (20 vs 64) on Phi 4x more operations per cycle per core on Phi

 \rightarrow 4 · 3.2 = 12.8x more work done on Xeon Phi per cycle

1.9x more barrier penalty (cycles) on Phi (11400 vs. 6000)

→ One barrier causes $1.9 \cdot 12.8 \approx 24x$ more pain \odot .



"SIMPLE" PERFORMANCE **MODELING:** THE ROOFLINE MODEL



Loop-based performance modeling: Execution vs. data transfer





FRIEDRICH-ALEXANDER

Preliminary: Estimating Instruction throughput

How to perform a instruction throughput analysis on the example of Intel's port based scheduler model.





Preliminary: Estimating Instruction throughput

Every new generation provides incremental improvements. The OOO microarchitecture is a blend between P6 (Pentium Pro) and P4 (Netburst) architectures.

Issue 8 uops Port 0 Port 2 Port 3 Port 4 Port 5 Port 6 Port 1 Port 7 LOAD STORE ALU ALU LOAD ALU ALU AGU AGU **FSHUF** JUMP **FMA FMA** AGU 32b 32b 个 32b **FMUL** JUMP Retire 4 uops

Exercise: Estimate performance of triad on SandyBridge @3GHz

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

How many cycles to process one 64byte cacheline?

64byte equivalent to 8 scalar iterations or 2 AVX vector iterations.

Cycle 1: load and ½ store and mult and add Cycle 2: load and ½ store Cycle 3: load Answer: 6 cycles



Exercise: Estimate performance of triad on SandyBridge @3GHz

```
double *A, *B, *C, *D;
for (int i=0; i<N; i++) {
    A[i] = B[i] + C[i] * D[i]
}
```

Whats the performance in GFlops/s and bandwidth in MBytes/s?

One AVX iteration (3 cycles) performs 4x2=8 flops.

(3 GHZ / 3 cycles) * 4 updates * 2 flops/update = **8 GFlops/s** 4 GUPS/s * 4 words/update * 8byte/word = **128 GBytes/s**





The Roofline Model^{1,2}

- 1. P_{max} = Applicable peak performance of a loop, assuming that data comes from L1 cache (this is not necessarily P_{peak})
- 2. I = Computational intensity ("work" per byte transferred) over the slowest data path utilized ("the bottleneck")
 - Code balance $B_{\rm C} = I^{-1}$
- 3. **b**_S = Applicable peak bandwidth of the slowest data path utilized

[F/B] [B/s]
= min(
$$P_{max}$$
, $I \cdot b_S$)

R.W. Hockney and I.J. Curington: f_{1/2}: A parameter to characterize memory and communication bottlenecks. Parallel Computing 10, 277-286 (1989). DOI: 10.1016/0167-8191(89)90100-2

 \boldsymbol{P}

- W. Schönauer: Scientific Supercomputing: Architecture and Use of Shared and Distributed Memory Parallel Computers. Self-edition (2000)
- S. Williams: Auto-tuning Performance on Multicore Computers. UCB Technical Report No. UCB/EECS-2008-164. PhD thesis (2008)





Expected performance:

"Simple" Roofline: The vector triad

Vector triad A(:)=B(:)+C(:)*D(:) on a 2.7 GHz 8-core SNB chip

Consider full chip (8 cores):

Memory bandwidth: $b_{\rm S} = 40$ GB/s Code balance (incl. write allocate): $B_{\rm c} = (4+1)$ Words / 2 Flops = 20 B/F \rightarrow / = 0.05 F/B

 \rightarrow *I* · *b*_S = 2.0 GF/s (1.1% of peak performance)

 P_{peak} / core = 21.7 Gflop/s ((4+4) Flops/cy x 2.7 GHz) P_{max} / core = 7.2 Gflop/s (1 AVX LD/cy)

→ *P*_{max} = 8 * 7.2 Gflop/s = 57.6 Gflop/s (33% peak)

 $P = \min(P_{\max}, I \cdot b_S) = \min(57.6, 2.0) \text{ GFlop/s} = 2.0 \text{ GFlop/s}$





A not so simple Roofline example

do i=1,N; s=s+a(i); enddo

in single precision on an 8-core 2.2 GHz Sandy Bridge socket @ "large" N $P = \min(P_{\max}, I \cdot b_S)$ Machine peak (ADD+MULT) Out of reach for this 282 GF/s code b= 40 GB15 256 128 141 GF/s ADD peak Performance [GFlop/s] 64 (best possible 32 code) (better loop code) 17.6 GF/s 16 How do we no SIMD get these 5.9 GF/s numbers??? 3-cycle latency 2 per ADD if not unrolled 1/32 1/161/81/41/22 16 8 Operational Intensity [Flops/Byte] I = 1 flop / 4 byte (SP!) **P** (worst loop code)

Example:



Applicable peak for the summation loop

Plain scalar code, no SIMD

```
LOAD r1.0 ← 0
i ← 1
loop:
   LOAD r2.0 ← a(i)
   ADD r1.0 ← r1.0+r2.0
   ++i →? loop
result ← r1.0
```





 \rightarrow 1/24 of ADD peak



Applicable peak for the summation loop

Scalar code, 3-way unrolling LOAD r1.0 \leftarrow LOAD r2.0 \leftarrow LOAD r3.0 \leftarrow i \leftarrow

loop:

LOAD r4.0 \leftarrow a(i) LOAD r5.0 \leftarrow a(i+1) LOAD r6.0 \leftarrow a(i+2)

ADD r1.0 \leftarrow r1.0 + r4.0 ADD r2.0 \leftarrow r2.0 + r5.0 ADD r3.0 \leftarrow r3.0 + r6.0

i+=3 →? loop result ← r1.0+r2.0+r3.0

ADD pipes utilization:



 \rightarrow 1/8 of ADD peak



Applicable peak for the summation loop

```
SIMD-vectorized, 3-way unrolled
LOAD [r1.0,...,r1.7] \leftarrow [0,...,0]
LOAD [r2.0,...,r2.7] \leftarrow [0,...,0]
LOAD [r3.0,...,r3.7] \leftarrow [0,...,0]
i \leftarrow 1
```

```
loop:
```

```
LOAD [r4.0,...,r4.7] \leftarrow [a(i),...,a(i+7)]
LOAD [r5.0,...,r5.7] \leftarrow [a(i+8),...,a(i+15)]
LOAD [r6.0,...,r6.7] \leftarrow [a(i+16),...,a(i+23)]
```

```
ADD r1 \leftarrow r1 + r4
ADD r2 \leftarrow r2 + r5
ADD r3 \leftarrow r3 + r6
```

i+=24 →? loop result ← r1.0+r1.1+...+r3.6+r3.7

ADD pipes utilization:



→ ADD peak

Input to the roofline model



Assumptions for the Roofline Model

The roofline formalism is based on some (crucial) assumptions:

- There is a clear concept of "work" vs. "traffic"
 - work" = flops, updates, iterations...
 - "traffic" = required data to do "work"
- Attainable bandwidth of code = input parameter! Determine effective bandwidth via simple streaming benchmarks to model more complex kernels and applications
- Data transfer and core execution overlap perfectly!
- Slowest data path is modeled only; all others are assumed to be infinitely fast
- The bandwidth of the slowest data path can be utilized to 100% ("saturation")
- Latency effects are ignored, i.e. perfect streaming mode



Typical code optimizations in the Roofline Model

- 1. Hit the BW bottleneck by good serial code
- 2. Increase intensity to make better use of BW bottleneck
- 3. Increase intensity and go from memory-bound to core-bound
- 4. Hit the core bottleneck by good serial code
- Shift P_{max} by accessing additional hardware features or using a different algorithm/implementation







Shortcomings of the roofline model

Saturation effects in multicore chips are not explained

- Reason: "saturation assumption"
- Cache line transfers and core execution do sometimes not overlap perfectly
 A(:)=B(:)+C(:)*D(:)
- Only increased "pressure" on the memory interface can saturate the bus
 → need more cores!

ECM model gives more insight





Where the roofline model fails





ГГ⊇Е

ECM Model

ECM = "Execution-Cache-Memory"

Assumptions:

Single-core execution time is composed of

1. In-core execution

 Data transfers in the memory hierarchy
 Data transfers may or may not overlap with each other or with in-core execution
 Scaling is linear until the relevant bottleneck is reached

Input:

Same as for Roofline

+ data transfer times in hierarchy



Introduction to ECM model

- ECM = "Execution-Cache-Memory"
- Analytical performance model
- Focus on resource utilization
 - Instruction Execution
 - Data Movement
- Lightspeed assumption:
 - Optimal instruction throughput
 - Always bandwidth bound

The RULES[™] for x86 CPUs

- 1. Single-core execution time is composed of
 - 1. In-core execution
 - 2. Data transfers in the memory hierarchy
- 2. All timings are in units of one CL
- LOADS in the L1 cache do not overlap with any other data transfer
- 4. Scaling across cores is linear until a shared bottleneck is hit



ECM for A(:)=B(:)+C(:)*D(:) on 2.7 GHz SNB core



FRIEDRICH-ALEXAN UNIVERSITÄT ERLANGEN-NÜRNBI



Multicore scaling in the ECM model

Identify relevant bandwidth bottlenecks

- L3 cache
- Memory interface

Scale single-thread performance until first bottleneck is hit:



n cores: $P(n) = \min(nP_0, I \cdot b_S)$

ECM prediction vs. measurements for A(:)=B(:)+C(:)*D(:), no overlap



ECM prediction vs. measurements for A(:)=B(:)+C(:)/D(:) with full overlap



In-core execution is dominated by divide operation (44 cycles with AVX, 22 scalar)

→ Almost perfect agreement with ECM model

> Parallelism "heals" bad single-core performance ... just barely!



Summary: The ECM Model

- The ECM model is a powerful analysis tool to get insight into:
 - Runtime contributions
 - Bottleneck identification
 - Runtime overlap

It can predict single core performance for any memory hierarchy level and provide an estimate of multicore scalability.





References

- J. Treibig and G. Hager: Introducing a Performance Model for Bandwidth-Limited Loop Kernels. Proceedings of the Workshop "Memory issues on Multi- and Manycore Platforms" at PPAM 2009, the 8th International Conference on Parallel Processing and Applied Mathematics, Wroclaw, Poland, September 13-16, 2009. Lecture Notes in Computer Science Volume 6067, 2010, pp 615-624.
 DOI: 10.1007/978-3-642-14390-8_64 (2010).
- G. Hager, J. Treibig, J. Habich, and G. Wellein: *Exploring performance and power properties of modern multicore chips via simple machine models*. Concurrency and Computation: Practice and Experience, <u>DOI: 10.1002/cpe.3180</u> (2013).
- M. Wittmann, G. Hager, T. Zeiser, J. Treibig, and G. Wellein: *Chip-level and multi-node analysis of energy-optimized lattice-Boltzmann CFD simulations.* Concurrency Computat.: Pract. Exper. (2015), <u>DOI: 10.1002/cpe.3489</u>
- H. Stengel, J. Treibig, G. Hager, and G. Wellein: *Quantifying performance bottlenecks of stencil computations using the Execution-Cache-Memory model*. Proc. ICS'15, the 29th International Conference on Supercomputing, Newport Beach, CA, June 8-11, 2015.
 DOI: 10.1145/2751205.2751240



Further references

- M. Wittmann, G. Hager, J. Treibig and G. Wellein: Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters. Parallel Processing Letters 20 (4), 359-376 (2010).
 DOI: 10.1142/S0129626410000296
- J. Treibig, G. Hager, H. G. Hofmann, J. Hornegger, and G. Wellein: *Pushing the limits for medical image reconstruction on recent standard multicore processors*. International Journal of High Performance Computing Applications **27**(2), 162-177 (2013).
 DOI: 10.1177/1094342012442424
- S. Kronawitter, H. Stengel, G. Hager, and C. Lengauer: *Domain-Specific Optimization of Two Jacobi Smoother Kernels and their Evaluation in the ECM Performance Model*. Parallel Processing Letters 24, 1441004 (2014).
 DOI: 10.1142/S0129626414410047
- J. Hofmann, D. Fey, M. Riedmann, J. Eitzinger, G. Hager, and G. Wellein: *Performance analysis of the Kahan-enhanced scalar product on current multi- and manycore processors*. Concurrency & Computation: Practice & Experience (2016). Available online, <u>DOI: 10.1002/cpe.3921</u>.



145