






# Fundamentals of Accelerated Computing with CUDA C/C++

Dr. Momme Allalen LRZ | 28.11.2022

#### **Overview**



- The workshop is co-organized by LRZ, NHR@FAU and NVIDIA Deep Learning Institute (DLI).
- NVIDIA Deep Learning Institute (DLI) offers hands-on training for developers, data scientists, and researchers looking to solve challenging problems with deep learning.
- The lectures are interleaved with many hands-on sessions using Jupyter Notebooks. The exercises will be done on a fully configured GPU-accelerated workstation in the cloud.



We help developers, data scientists and engineers to get started in architecting, optimizing, and deploying neural networks to solve real-world problems in diverse industries such as autonomous vehicles, healthcare, robotics, media & entertainment and game development.





# Fundamentals of Accelerated Computing NHR FAU STITUTE LEARNING WITH CUDA C/C++

- You learn the basics of CUDA C/C++ by:
  - Accelerating CPU-only applications to run their latent parallelism on GPUs.
  - Utilizing essential CUDA memory management techniques to optimize accelerated applications
  - Exposing accelerated application potential for concurrency and exploiting it with CUDA streams
  - Leveraging command line and visual profiling to guide and check your work.
  - Upon completion, you'll be able to accelerate and optimize existing C/C++ CPU-only
    applications using the most essential CUDA tools and techniques. You'll understand
    an iterative style of CUDA development that will allow you to ship accelerated
    applications fast.

#### **Tentative Agenda**



09:00-09:20 Introduction (Volker) 09:20-10:45 Accelerating Applications with CUDA C/C++ (Momme)

#### 10:45-11:00 Coffee break

11:00-12:00 Part 1 continued (Momme)

#### 12:00-13:00 Lunch break

13:00-14:15 Managing Accelerated Application Memory with CUDA Unified Memory and nsys (Momme)

**14:15-14:30 Coffee break** 14:30-16:15 Asynchronous Streaming and Visual Profiling for Accelerated Applications with **CUDA C/C++** (Sebastian)

16:15-16:30 Q&A, Final Remarks

## Workshop Webpage



- Lecture material will be made available under:
  - https: <u>https://tinyurl.com/hdlw1w22</u>
- Access CUDA C/C++ Code :
  - See the Chat Window

#### **Training Setup**



- To get started, follow these steps:
- Create an NVIDIA Developer account at <a href="http://courses.nvidia.com/join">http://courses.nvidia.com/join</a> Select "Log in with my NVIDIA Account" and then "Create Account".
- If you use your own laptop, make sure that WebSockets works for you: Test your Laptop at <u>http://websocketstest.com</u>
  - Under ENVIRONMENT, confirm that "WebSockets" is checked yes.
  - Under WEBSOCKETS (PORT 80]. confirm that "Data Receive", "Send", and "Echo Test" are checked yes.
  - If there are issues with WebSockets, try updating your browser.
     We recommend Chrome, Firefox, or Safari for an optimal performance.
- Visit <u>http://courses.nvidia.com/dli-event</u> and enter the event code provided by the instructor.
- You're ready to get started.



#### And now ....

## **Enjoy the course !**




#### Moore's law is dead !

The long-held notion that the processing power of computers increases exponentially every couple of years has hit its limit....

The free lunch is over..

**Future is parallel !** 



# Why do we need to program for GPU? NHR FAU

DEEP

System Agent w/Display, Memory Control


Graphics Core + New Media Capabilit

LEARNING

INSTITUTE

- Typical example Intel chip: Core i7 Gen Kaby Lake processors
  - 4\*CPU cores
  - With hyperthreading
  - Each with 8-wide AVX instructions
  - GPU with 1280 processing elements
- Programming on chip:
- Serial C/C++ .. Code only takes advantage of a very small amount of the available resources of the chip
- Using vectorisation allows you to fully utilise the resources of a single hyper-thread
- Using multi-threading allows you to fully utilise all CPU cores

### GPU need to be used ?






# Why do we need to program for GPU? NHR FAU

GPU programming:


- -Limited only to a specific domain
- -Separate source solutions
- -Verbose low Levels APIs
- oneAPI & DPC++
- CUDA C/C++
- HIP
- SYCL
- OpenCL
- Kokkos
- HPX ....



### Why do we need GPUs on HPC?



- Increase in parallelism
- Today almost a similar amount of efforts on using CPUs vs GPUs by real applications
- GPUs well-suited to deep learning.



NVIDIA Software uses CUDA

Why do we need "GPU accelerators"	Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
on HPC?	1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE DOE/SC/Oak Ridge National Laboratory United States	8,730,112	1,102.00	1,685.65	21,100
	2	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
	3	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,220,288	309.10	428.70	6,016
GPU-accelerated	4	Leonardo - BullSequana XH2000, Xeon Platinum 8358 32C 2.6GHz, NVIDIA A100 SXM4 64 GB, Quad-rail NVIDIA HDR100 Infiniband, Atos EuroHPC/CINECA Italy	1,463,616	174.70	255.75	5,610
systems	5	Summit - IBM Power System AC922, IBM POWER9 22C 3.07GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148.60	200.79	10,096
	6	Sierra - IBM Power System AC922, IBM POWER9 22C 3.1GHz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States	1,572,480	94.64	125.71	7,438
TOP 500	7	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.45GHz, Sunway, NRCPC National Supercomputing Center in Wuxi China	10,649,600	93.01	125.44	15,371
The List.	8	Perlmutter - HPE Cray EX235n, AMD EPYC 7763 64C 2.456Hz, NVIDIA A100 SXM4 40 6B, Slingshot-10, HPE D0E/SC/LBNL/NERSC United States	761,856	70.87	93.75	2,589
www.top500.org	9	Selene - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, Nvidia NVIDIA Corporation United States	555,520	63.46	79.22	2,646
Fundamentals of Accelerated Computing with CUDA C/C++  LRZ   28.11.2022; Allalen@Irz.de	10	Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.2GHz, TH Express-2, Matrix-2000, NUDT National Super Computer Center in Guangzhou China	4,981,760	61.44	100.68	18,482

Why do we need "GPU accelerators"		Rank	System	Cores	Rmax (PFlop/s)	Rpeak (PFlop/s)	Power (kW)
Why do we need "GPU accelerators" on HPC?	NH	1	Frontier - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 2GHz, AMD Instinct MI250X, Slingshot-11, HPE D0E/SC/0ak Ridge National Laboratory United States	8,730,112	1,102.00	1,685.65	21,100
		2	Supercomputer Fugaku - Supercomputer Fugaku, A64FX 48C 2.2GHz, Tofu interconnect D, Fujitsu RIKEN Center for Computational Science Japan	7,630,848	442.01	537.21	29,899
		3	LUMI - HPE Cray EX235a, AMD Optimized 3rd Generation EPYC 64C 26Hz, AMD Instinct MI250X, Slingshot-11, HPE EuroHPC/CSC Finland	2,220,288	309.10	428.70	6,016
NVIDIA GPUs		4	Leonardo - BullSequana XH2000, Xeon Platinum 8358 32C 2.66Hz, NVIDIA A100 SXM4 64 GB, Quad-rail NVIDIA HDR100 Infiniband, Atos EuroHPC/CINECA Italy	1,463,616	174.70	255.75	5,610
Systems		5	Summit - IBM Power System AC922, IBM POWER9 22C 3.076Hz, NVIDIA Volta GV100, Dual-rail Mellanox EDR Infiniband, IBM DOE/SC/Oak Ridge National Laboratory United States	2,414,592	148.60	200.79	10,096
		6	Sierra - IBM Power System AC922, IBM POWER9 22C 3.16Hz, NVIDIA Volta 6V100, Dual-rail Mellanox EDR Infiniband, IBM / NVIDIA / Mellanox DOE/NNSA/LLNL United States	1,572,480	94.64	125.71	7,438
TOP 500		7	Sunway TaihuLight - Sunway MPP, Sunway SW26010 260C 1.450Hz, Sunway, NRCPC National Supercomputing Center in Wuxi China	10,649,600	93.01	125.44	15,371
The List.		8	Perlmutter - HPE Cray EX235n, AMD EPYC 7763 64C 2.45GHz, NVIDIA A100 SXM4 40 GB, Slingshot-10, HPE D0E/SC/LBNL/NERSC United States	761,856	70.87	93.75	2,589
www.top500.org		9	Selene - NVIDIA DGX A100, AMD EPYC 7742 64C 2.25GHz, NVIDIA A100, Mellanox HDR Infiniband, <b>Nvidia</b> NVIDIA Corporation United States	555,520	63.46	79.22	2,646
Fundamentals of Accelerated Computing with CUDA C/C++  LRZ   28.11.2022; Allalen@Irz.de		10	Tianhe-2A - TH-IVB-FEP Cluster, Intel Xeon E5-2692v2 12C 2.2GHz, TH Express-2, Matrix-2000, NUDT National Super Computer Center in Guangzhou China	4,981,760	61.44	100.68	18,482

## **GPU vs CPU Architecture**




\* Small number of large cores \* More control structures and less processing units \*Optimised for latency which requires quite a lot of power


Control ALU ALU	
Cache	
DRAM	DRAM
CPU	GPU
General purpose architecture	Massively data parallel

\* Large number of small cores \* Less control structured and more processing units \*Less flexible program model \*There're more restrictions but Requires a lot less power

•GPU devotes more transistors data processing rather than data caching and flow control. Same problem executed on many data elements in parallel.







- Hopper GPU (H100) with over 80 Billion Transistors on an 814 mm<sup>2</sup>
- 89 GB memory
- First support PCIe gen5 and utilize the HBM3 enabling 3TB/s
- 30 Tflops of peak FP64, 60 Tflops with FP64 tensor-core or 32 FP performance

## What and Why CUDA C/C++ ?



#### **CUDA = "Compute Unified Device Architecture"**

\* Introduced and released in 2006 for the GeForce 8800 \*

• GPU = massively data parallel - co-processor

C/C++ plus a few simple extensions

- Compute oriented drivers, language, and tools


#### **Documentations:**

CUDA\_C\_Programming\_Guide.pdf CUDA\_C\_Getting\_Started.pdf CUDA\_C\_Toolkit\_Release.pdf

# **CUDA Programming Model**


- A kernel is executed as a grid of thread blocks
- All threads share data memory space
- A thread block is a batch of threads that can cooperate with each other by:
  - Synchronizing their execution
  - Efficiently sharing data through a low latency shared memory
- Tow threads from two different blocks cannot cooperate
- Sequential code launches asynchronously GPU kernels






## CUDA C/C++






## CUDA Devices and Threads Execution Model





#### CUDA C/C++





## **NVCC Compiler**

• NVIDIA provides a CUDA-C compiler

#### $\rightarrow$ nvcc

- NVCC splits your code in 2: Host code and **Device** code.
- **Device** code sent to NVIDIA device compiler.



- nvcc is capable of linking together
   both host and device code into a single executable.
  - Convention: C++ source files containing CUDA syntax are typically given the extension .cu.
- For ".cpp" extension use: nvcc –x cu –arch=sm\_70 –o exe code.cpp



DEEP

Irz FARNING

#### Lab1: Accelerating Applications with CUDA C/C++ Dr. Momme Allalen Leibniz Computing Centre, Munich Germany - www.lrz.de Deep Learning Certified Instructor, NVIDIA Deep Learning Institute NVIDIA Corporation.

# Lab1: Accelerating Applications with CUDA C/C++



Prerequisites Obje	ectives
You should already be able to:	By the time you complete this lab, you will be able to:
<ul> <li>Declare variables, write loops, and use if / else statements in C.</li> </ul>	<ul> <li>Write, compile, and run C/C++ programs that both call</li> <li>CPU functions and launch GPU kernels.</li> <li>Control parallel threadhierarchy using execution</li> </ul>
Define and invoke functions in C.	configuration.
Allocate arrays in C.	<ul> <li>Refactor serial loops to execute their iterations in parallel on a GPU.</li> </ul>
No previous CUDA knowledge is	<ul> <li>Allocate and free memory available to both CPUs and GPUs.</li> </ul>
required.	<ul> <li>Handle errors generated by CUDA code.</li> <li>Accelerate CPU-only applications.</li> </ul>

#### nvc; nvc++ Compiler



**nvc** :is a C11 compiler for NVIDIA GPUs and AMD, Intel, OpenPOWER, and Arm CPUs. It invokes the C compiler, assembler, and linker for the target processors with options derived from its command line arguments. **nvc** supports ISO C11, supports GPU programming with OpenACC, and supports multicore CPU programming with OpenACC and OpenMP.

**nvc++** : is a C++17 compiler for NVIDIA GPUs and AMD, Intel, OpenPOWER, and Arm CPUs. It invokes the C++ compiler, assembler, and linker for the target processors with options derived from its command line arguments. **nvc++** supports ISO C++17, supports GPU and multicore CPU programming with C++17 parallel algorithms, OpenACC, and OpenMP.

#### nvfortran, nvcc Compiler





**nvfortran** : is a Fortran compiler for NVIDIA GPUs and AMD, Intel, OpenPOWER, and Arm CPUs. It invokes the Fortran compiler, assembler, and linker for the target processors with options derived from its command line arguments. **nvfortran** supports ISO Fortran 2003 and many features of ISO Fortran 2008, supports GPU programming with CUDA Fortran, and GPU and multicore CPU programming with ISO Fortran parallel language features, OpenACC, and OpenMP.

**nvcc** : is the CUDA C and CUDA C++ compiler driver for NVIDIA GPUs. nvcc accepts a range of conventional compiler options, such as for defining macros and include/library paths, and for steering the compilation process. nvcc produces optimized code for NVIDIA GPUs and drives a supported host compiler for AMD, Intel, OpenPOWER, and Arm CPUs.







# Lab2: Managing Accelerated Application Memory with CUDA Unified Memory and nvprof Dr. Momme Allalen Leibniz Computing Centre, Munich Germany - www.lrz.de

Deep Learning Certified Instructor, NVIDIA Deep Learning Institute NVIDIA Corporation.

## Lab2: Managing Accelerated Application NI Memory with CUDA Unified Memory and nsys

#### **Prerequisites**

You should already be able to:

- Write, compile, and run C/C++ programs that both call CPU functions and **launch** GPU **kernels**.
- Control parallel thread hierarchy using execution configuration.
- Refactor serial loops to execute their iterations in parallel on a GPU.
- Allocate and free Unified Memory.

#### **Objectives**

By the time you complete this lab, you will be able to: Use the Nsight Systems command line tool (nsys) to profile accelerated application performance.
Laverage and understanding of Streaming
Multiprocessors to optimize execution configurations.
Understand the behavior of Unified Memory with regard to page faulting and data migrations.
Use asynchronous memory prefetching to reduce page faults and data migrations for increased performance.

NHR

DEEP

LEARNING INSTITUTE

 Employ an iterative development cycle to rapidly accelerate and deploy applications.

## CUDA® PROFILING TOOLS



nvvc: NVIDIA visual profiler nvprof: too to understand and optimize the performance of your CUDA, OpenACC or OpenMP applications, Application level opportunities Overall application performance Overlap CPU and CPU work, identify the bottlenecks (CPU or GPU) Overall GPU utilization and efficiency Overlap compute and memory copies Utilize compute and copy ergines effectively.

Kernel level opportunities

Use memory bandwidth efficiently Use compute resources efficiently Hide instruction and memory latency


There are more features, example for Dependency Analysis Command: nvprof --dependency-analysis --cpu-thread-tracing on ./ executable\_cuda

Nsight Systems Nsight Compute

## **NSIGHT PRODUCT FAMILY**



#### **Standalone Performance Tools:**



IDE Plugins Nsight Eclipse Edition/Visual Studio – editor, debugger, some perf analysis

nvprof command replaced with nsys -profile=true

Fundamentals of Accelerated Computing with CUDA C/C++| LRZ | 28.11.2022; Allalen@Irz.de

https://developer.nvidia.com/nsight-systems

## **NSIGHT SYSTEMS**



System-wide application algorithm tuning Multi-process tree support Locate optimization opportunities Visualize millions of events on a very fast GUI timeline Or gaps of unused CPU and GPU time

Balance your workload across multiple CPUs and GPUs CPU algorithms, utilization, and thread state GPU streams, kernels, memory transfers, etc

Multi-platform: Linux & Windows, x86-64, Te g r a, Power, MacOSX(host only)

GPUs: Volta, Turing

Docs/product: <a href="https://developer.nvidia.com/nsight-systems">https://developer.nvidia.com/nsight-systems</a>

## **NSIGHT COMPUTE**



#### **CUDA Kernel profiler**

Targeted metric sections for various performance aspects (Debug/&Profile)

Very high freq GPU perf counter, customizable data collection and presentation (tables, charts ..,)

Python-based rules for guided analysis (or postprocessing)

GPUs: Volta, Turing, Amper...

Docs/product: https://developer.nvidia.com/nsight-systems



## NVIDIA Tools Extension API Library (NVTX)



The NVIDIA Tools Extension SDK (NVTX) is a C-based Application Programming Interface (API) for annotating events, code ranges, and resources in your applications. Applications which integrate NVTX can use NVIDIA Nsight VSE to capture and visualize these events and ranges.

void Wait(int waitMilliseconds)

```
nvtxNameOsThread("MAIN");
nvtxRangePush(__FUNCTION__);
nvtxMark(>"Waiting...");
Sleep(waitMilliseconds);
nvtxRangePop();
```

```
int main(void)
```

nvtxNameOsThread("MAIN"); nvtxRangePush(\_\_\_FUNCTION\_\_\_); Wait(); nvtxRangePop(); nsys profile --t nvtx --stats=true ...

https://docs.nvidia.com/nsight-visual-studio-edition/2020.1/nvtx/index.html

Fundamentals of Accelerated Computing with CUDA C/C++| LRZ | 28.11.2022; Allalen@Irz.de

40



# Lab3: Asynchronous Streaming, and Visual Profiling with CUDA C/C++ Dr. Momme Allalen Leibniz Computing Centre, Munich Germany - www.lrz.de

Deep Learning Certified Instructor, NVIDIA Deep Learning Institute NVIDIA Corporation.

## Lab2: Managing Accelerated Application NHR FAU Memory with CUDA Unified Memory and nvprof

#### Prerequisites

To get the most out of this lab you should already be able to:

- Write, compile, and run C/C++ programs that both call CPU functions and launch GPU kernels.
- Control parallel thread hierarchy using execution configuration.
- Refactor serial loops to execute their iterations in parallel on a GPU.
- Allocate and free CUDA Unified Memory.
- Understand the behavior of Unified Memory with regard to page faulting and data migrations.
- Use asynchronous memory prefetching to reduce page faults and data migrations.

#### Objectives


By the time you complete this lab you will be able to:

- Use the Nsight Systems to visually profile the timeline of GPU-accelerated CUDA applications.
- Use Nsight Systems to identify, and exploit, optimization opportunities in GPU
  - accelerated CUDA applications.

DEEP

LEARNING INSTITUTE

- Utilize **CUDA streams** for concurrent kernel execution in accelerated applications.
- (Optional Advanced Content) Use manual memory allocation, including allocating pinned memory, in order to asynchronously transfer data in concurrent CUDA streams.



#### **Multiple Streams**



for (int i=0; i<FULL\_SIZE; i+= N\*2) {
 // copy the locked memory to the device, async
 cudaMemcpyAsync(dev\_a0, host\_a+i, N \* sizeof(int),cudaMemcpyHostToDevice, stream0);
 cudaMemcpyAsync(dev\_b0, host\_b+i, N \* sizeof(int),cudaMemcpyHostToDevice, stream0);</pre>

kernel <<< N/256,256,0,stream0>>> ( dev\_a0, dev\_b0, dev\_c0 );

// copy the data from device to locked memory
cudaMemcpyAsync(host\_c+i, dev\_c0, N \* sizeof(int),cudaMemcpyDeviceToHost, stream0);
// copy the locked memory to the device, async
cudaMemcpyAsync(dev\_a1,host\_a+i+N, N \* sizeof(int),cudaMemcpyHostToDevice, stream1);
cudaMemcpyAsync(dev\_b1,host\_b+i+N, N \* sizeof(int),cudaMemcpyHostToDevice, stream1);

kernel <<< N/256,256,0, stream1>>> ( dev\_a1, dev\_b1, dev\_c1 );

// copy the data from device to locked memory
cudaMemcpyAsync(host\_c+i+N,dev\_c1, N \* sizeof(int),cudaMemcpyDeviceToHost, stream1);
}



lrz

## THANK YOU

## Instructor: Dr. Momme Allalen www.nvidia.com/dli