

#### Performance Optimization of Smoothed Particle Hydrodynamics and Experiences on Many-Core Architectures

Dr. Luigi Iapichino

Dr. Fabio Baruffa

Leibniz Supercomputing Centre

Intel MIC Programming Workshop & Scientific Workshop "HPC for natural hazard assessment and disaster mitigation", LRZ, June 28<sup>th</sup>, 2017

intel<sup>®</sup> Parallel Computing Center

luigi.iapichino@lrz.de

#### **Work contributors**



#### **Dr. Fabio Baruffa** Sr. HPC Application Specialist Leibniz Supercomputing Centre

- Member of the Intel Parallel Computing Center (IPCC) @ LRZ/TUM
- Expert in performance optimization and HPC systems



## Dr. Luigi Iapichino

Scientific Computing Expert Leibniz Supercomputing Centre

- Member of the Intel Parallel Computing Center (IPCC) @ LRZ/TUM
- Expert in computational astrophysics and simulations

#### **Outline of the talk**

- Overview of the code: P-Gadget3 and SPH.
- Challenges in code modernization approach.
- Multi-threading parallelism and scalability.
- Enabling vectorization through: Data layout optimization (AoS → SoA). Reducing conditional branching.
- Performance results, takeaways from our KNL experience.





## **Gadget intro**

- Leading application for simulating the formation of the cosmological large-scale structure (galaxies and clusters) and of processes at sub-resolution scale (e.g. star formation, metal enrichment).
- Publicly available, cosmological TreePM N-body + SPH code.
- First developed in the late 90s as serial code, later evolved as an MPI and a hybrid code.
- Good scaling performance up to O(100k) Xeon cores (SuperMUC@LRZ).





#### **Smoothed particle hydrodynamics (SPH)**

- SPH is a Lagrangian particle method for solving the equations of fluid dynamics, widely used in astrophysics.
- It is a mesh-free method, based on a particle discretization of the medium.
- The local estimation of gas density (and all other derivation of the governing equations) is based on a kernel-weighted summation over neighbor particles:

$$\rho_i = \rho(\mathbf{r}_i) = \sum_j m_j W(|\mathbf{r}_i - \mathbf{r}_j|, h_j)$$



# **Optimization strategy**

- We isolate the representative code kernel subfind\_density and run it in as a stand-alone application, avoiding the overhead from the whole simulation.
- As most code components, it consists of two sub-phases of nearly equal execution time (40 to 45% for each of them), namely the neighbour-finding phase and the remaining physics computations.
- Our physics workload: ~ 500k particles. This is a typical workload per node of simulations with moderate resolution.
- We focus on node-level performance, through minimally invasive changes.
- We use tools from the Intel<sup>®</sup> Parallel Studio XE (VTune Amplifier and Advisor).

### **Target architectures for our project**



Intel<sup>®</sup> Xeon processor

 E5-2650v2 Ivy-Bridge (IVB) @ 2.6 GHz, 8-cores / socket. TDP: 95W, RCP (03/2017): \$1116.

• AVX.



Intel<sup>®</sup> Xeon Phi<sup>™</sup> coprocessor 1<sup>st</sup> generation

- Knights Corner (KNC) coprocessor 5110P
   @ 1.1GHz, 60 cores. TDP: 225W, RCP: N/D.
- Native / offload computing.
- Directly login via ssh.
- SIMD 512 bits.

#### **Further tested architectures**



Intel<sup>®</sup> Xeon processors

- E5-2697v3 Haswell (HSW) @ 2.3 GHz, 14-cores / socket. TDP: 145W, RCP (03/2017): \$2702.
- AVX2, FMA.
- E5-2699v4 Broadwell (BDW) @ 2.2 GHz, 22-cores / socket. TDP: 145W, RCP (03/2017): \$4115.
- AVX2, FMA.



Intel<sup>®</sup> Xeon Phi<sup>™</sup> processor 2<sup>nd</sup> generation

- Knights Landing (KNL) Processor 7250
   @ 1.4 GHz, 68 cores.
   TDP: 215W, RCP (03/2017): \$4876.
- Available as bootable processor.
- Binary-compatible with x86.
- High bandwidth memory.
- New AVX512 instructions set.

# **Initial profiling**

🧧 < no current project> - Intel VTune Amplifier								
Image:								
Basic Hotspots Hotspots by CPU Usage viewpoint (change)								
🕢 🧱 Collection Log 😝 Analysis Target 🗛 Analysis Type 🛍 Summary 🐼 Bottom-up 🔩 Caller/Callee 🗳 Top-down Tree 🛃 Platform								
Grouping: Function / Call Stack								
	CPU Time 🔻 🔼							
Function / Call Stack	Effective Time by Utilization	Effective Time by Utilization 💿 Spin Time 🔍			Overhead Time			
	📕 Idle 🛑 Poor 😑 Ok 🛢 Ideal 🏮 Over	lm l	_OC	Other	Cre	Sc	Re Ato	Tasking (OpenMP)
kmpc_critical_with_hint	0s	2.0	31	0.000s	0s	0s	0s	Os Os
subfind_ngb_treefind_linkngb_threads_orig	21.749s 📒	0s	0s	0s	0s	0s	0s	0s 0s
▶ qsort_r	11.452s 📙	0s	0s	0s	0s	0s	0s	Os Os
subfind_ngb_compare_dist	8.208s	0s	0s	0s	0s	0s	0s	Os Os
kmp_fork_barrier	Os	1.5	0s	0.044s	0s	0s	0s	Os Os
subfind_density_evaluate_orig	1.520s 📒	0s	0s	0s	0s	0s	0 s	Os Os
▶ kernel_main	1.482s	0s	0s	0s	0s	0s	0s	Os Os
kmp_release_queuing_lock	Os	0s <sup>-</sup>	1.1	0s	0s	0s	0s	Os Os
subfind_density_evaluate_primary_orig	0.964s 📒	0s	0s	0s	0s	0s	0s	Os Os
⊖∞ <b>0+</b> ⊖−⊖⇔ 0.5s 1s 1.5s 2s	2.5s 3s 3.5s 4s 4.5s 5s 5.5s 6s 6.5	is 7s	7.5s 8s	8.5s 9s 9	.5s 10	s 10.5s	115-11	5s 12s Thread
OMP Master Thre								
OMP Worker Thre					Running			
OMP Worker Thre					CPU Time			
OMP Worker Thre	📕 i s 👘 i s 📲 s	- î 🛋	AL ACHACY	W WE THE THE	2 Y	1.11.4	Y.	📕 📰 📕 🔽 🖉 🖉
OMP Worker Thre	i 🦲 t i i 🖷		n 1054	<b>N N N N</b>	r (r	1 Y .	1	CPU Sample
OMP Worker Thre	s a 📕 👘 🖬 🖬 🖬 🖬 🖬 👘	- iid 🥮	i li Dal dei	بالمشاطعة المناط	Y {	W WAN		
OMP Worker Thre	📕 in 📕 in		th date of the second	W W W	10.1	M 1 10 1		
OMP Worker Thre		a ku 🛛 🖬		H. H. M. Mar	19 - AN	1 11 N.		
								> »
FILTER 🔽 100.0% 🔽 Process 🛙	Any Proce	Any Mod	ul≎] An	v Utilizi 🗘 🗍 🗍	User fu	nctions	+0 [SI	now inline fl≎] Functions on ≎]

- Severe shared-memory parallelization overhead
- At later iterations, the particle list is locked and unlocked constantly due to the recomputation
- Spinning time 41%

thread spinning

9

# **Improved performance**



- Lockless scheme: lock contention removed through "todo" particle list and OpenMP dynamic scheduling.
- Time spent in spinning only 3%

#### no spinning

#### Improved speed-up

1 101 1 10						
Basic Hotspots Hotspots		hange) 🛛			INTEL VTUNE /	MPLIFIER XE 20
🔜 Collection Log 😝 Analysis Ta		may 🗞 Battom-up 🚯 CallesCallee	🔹 Tap-dawn Tree 🔣 Plat			
uping: Function / Call Stack		<b>N</b>		• % Q L	CPU Time	
Function / Call Stack	Effective	Time by Utilization	Imbaia	ince or Serial Spin	viewing ⊲ 1 of 1 ⊳ 100.0% (21.714	selected stack(s) 4s of 21.714s)
ubfind ngb treefind linkngb thre	21.714s				ipcc_kernels_openmp	ht_noveclsubfr
sort r	11.310s				ipcc_kernels_openmp	_ivb_noveclsubf
ubfind ngb compare dist	8.040s				.pcc_kernels_openmp	_ivb_noveclsubf
ernel main	1.594s 💼				<pre>.pcc_kernels_openmp</pre>	_ivb_noveclsub1
ubfind density evaluate orig	1.514s			1	abiomp5.sol[OpenMP	_dispatcher]+0x
kmp fork barrier	0s				abiomp5.sol <u>kmp_fo</u>	<u>rk_cal</u> +0x#7 - I
ernel hinv	0.652s				intemps settopenme	torkj+0xd/ - kn
ubfind dens≹v orig	0.247s				.pcc_kernels_openmp	_ND_NOVectsub
OpenMP dispatcher]	0s				.pcc_cerners_openimp	_no_novecimal
kmp api omp get wtime	Os				ince kernels, onenmo	why presed and
the meller	0.400.1			×	pec_miners_opening	
Q°Q+Q=Q# 12:	12.5s 13s 13.5s	14: 14.5: 15:	15.5: 16:	16.5s 17s	17.54	Thread
MP Master Thre						Rusning
MP Wader Thre			<u> </u>	111		Set CPU TH
MP Wake Thre		· · · · ·		<u>ا ا</u>		and doing an
MR Wedge Thre						Contraction of the second seco
MP Writer Three		· · · ·				CPU Samp
MP Wade: Thre						CPU Usage
MP Waker Thre						

- On IVB @ 8 threads
  - speed-up: 1.8x
  - parallel efficiency: 92%
- On KNC @ 60 threads
  - speed-up: 5.2x
  - parallel efficiency: 57%



#### **Obstacles to efficient auto-vectorization**

<pre>for(n = 0, n &lt; neighboring_particles, n++ ) {     i = nethlist[n]</pre>	◄	for loop over neighbors
<pre>j = ngblist[n];</pre>		
<pre>if (particle n within smoothing_length) {</pre>	<	check for computation
<pre>inlined_function1(, &amp;w); inlined_function2(, &amp;w);</pre>	◄	computing physics
<pre>rho += P_AOS[j].mass*w;</pre>		
<pre>vel_x += P_Aos[j].vel_x;</pre>	◄───	Particles properties via
•••		AoS (cache unfriendly!)
v2 += vel_x*vel_x + vel_z*vel_z;		
}		$ ho_i =  ho(\mathbf{r}_i) = \sum_j m_j W( \mathbf{r}_i - \mathbf{r}_j , h_j)$

#### **AoS to SoA: performance outcomes**

- Gather+scatter overhead at most 1.8% of execution time.
   → intensive data-reuse
- Performance improvement:
- on IVB: 13%, on KNC: 48%
- Xeon/Xeon Phi performance ratio: from 0.15 to 0.45.
- The data structure is now vectorization-ready.



#### **Vectorization: improvements from IVB to KNL**

- Vectorization through localized masking (if-statement moved inside the inlined functions).
- Vector efficiency: perf. gain / vector length

on IVB: 55% on KNC: 42% on KNL: 83%



# Node-level performance comparison between HSW, KNC and KNL

#### Features of the KNL tests:

 KMP Affinity: scatter; Memory mode: Flat; MCDRAM via numactl; Cluster mode: Quadrant.

#### Results:

15

- Our optimization improves the speed-up on all systems.
- Better threading scalability up to 136 threads on KNL.
- Hyperthreading performance is different between KNC and KNL



# **Performance comparison: first results including KNL and Broadwell**

Time [s]

Exec.

- Initial vs. optimized including all optimizations for subfind\_density
- IVB, HSW, BDW: 1 socket w/o hyperthreading.
   KNC: 1 MIC, 240 threads.
   KNL: 1 node, 136 threads.
- Performance gain:
  - Xeon Phi: 13.7x KNC, 19.1x KNL.
  - Xeon: 2.6x IVB, 4.8x HSW, 4.7x BDW.



#### **Code optimization on KNL: lessons learnt (so far...)**

#### Optimization for KNL as a three-step process:

Step	Effort	Expected performance
Compilation "out of the box"	1 hour	Lower than Haswell (~ 1.5x)
Optimization without coding (use of AVX512, explore configuration, MCDRAM, MPI/OpenMP)	1 week	Up to 2x over previous step
Optimization with coding (this project and beyond)	1-3 months (IPCC: 2 years)	Up to the level of Broadwell

#### Some more KNL wisdom

- Quad-cache is a good starting point, quad-flat with allocation on MCDRAM is worth being tested, SNC modes are for very advanced developers.
- It is unlikely to gain performance with more than 2 threads/core.
- Vectorize whenever possible, use compiler reports and tools to exploit low-hanging fruits.
- Know where your data are located and how they move.
- If optimizations are portable, the effort pays off!

#### Summary and outlook

- Code modernization as the iterative process for improving the performance of an HPC application.
- Our IPCC example: P-Gadget3. Threading parallelism Data layout Vectorization

Key points of our work, guided by analysis tools.

- This effort is (mostly) portable! Good performance found on new architectures (KNL and BDW) basically out-of-the-box.
- For KNL, architecture-specific features (MCDRAM, large vector registers and NUMA characteristics) are currently under investigation for different workloads.
- Investment on the future of well-established community applications, and crucial for the effective use of forthcoming HPC facilities.

#### Acknowledgements

- Research supported by the Intel® Parallel Computing Center program.
- Project coauthors: Nicolay J. Hammer (LRZ), Vasileios Karakasis (CSCS).
- P-Gadget3 developers: Klaus Dolag, Margarita Petkova, Antonio Ragagnin.
- Research collaborator at Technical University of Munich (TUM): Nikola Tchipev.
- TCEs at Intel: Georg Zitzlsberger, Heinrich Bockhorst.
- Thanks to the IXPUG community for useful discussion.
- Special thanks to Colfax Research for granting access to their computing facilities.

#### **Back-up: removing lock contention**



### **Back-up: SoA implementation details**

```
struct ParticleAoS
{
  float pos[3], vel[3], mass;
  float
}
Particle_AoS *P_AoS;
P_AoS = malloc(N*sizeof(Particle_AoS);
P SoA.g
```

```
struct ParticleSoA
{
   float *pos_x, ..., *vel_x, ..., mass;
}
Particle_SoA P_SoA;
P_SoA.pos_x = malloc(N*sizeof(float));
```

```
void gather_Pdata(struct Particle_SoA *dst, struct Particle_AoS *src, int N)
for(int i = 0, i < N, i++){
    dst -> pos_x[i] = src[i].pos[1]; dst -> pos_y[i] = src[i].pos[2]; ...
```

...

•••

```
m += P_Aos[j].mass*w;
vel x += P Aos[j].vel x;
```

```
...
rho += P_SoA.mass[j]*w;
vel_x += P_SoA.vel_x[j];
```

•••

}